

# METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES

## BACKGROUND OF THE INVENTION

5       The present invention relates to a method for manufacturing semiconductor devices, and more particularly, to a method for forming silicide on a conductive portion of a semiconductor device.

10       Due to the recent trend of higher integration of semiconductor devices, the significance of miniaturizing semiconductor elements that are connected to the semiconductor devices has increased. However, the miniaturization of the elements has resulted in resistance  
15       being produced in the conductive portion of electrodes. Further, resistivity differs between the elements. For example, in a MOS transistor, the line resistance and parasitic resistance at the conductive portions of the gate, source, and drain are large. As the element gets smaller,  
20       the line delay and conductance deterioration resulting from the electric resistance at the conductive portions becomes such that it cannot be ignored. In the prior art, silicide is applied to the surface of each electrode by combining metal elements on the electrode surface. This prevents line  
25       delay and conductance deterioration. Salicide structures, in which silicide is applied to the surface of the electrodes in a selective and self-aligning manner, are also often employed.

30       Salicide is normally applied in the manner described below.

(a) A silicon oxide ( $\text{SiO}_2$ ) spacer is formed on the side

walls of a polycrystalline silicon gate electrode.

(b) Subsequently, metal is deposited on the entire surface of the element. The deposited metal is heat treated and silicide is applied to the conductive portions of the gate, source, and drain in a self-aligning manner.

(c) Residual non-reactive metals are removed.

10 In process (b), the application of the silicide is performed through solid phase diffusion. As a result, bridging occurs during the formation of the silicide. Bridging refers to the formation of a silicide film on the spacer or an element partitioning area. When bridging occurs during the silicide application process, the silicide substance conducts electricity between conductive portions even when an insulative material is provided between the conductive portions. As a result, the semiconductor element fails to function. When the size of the semiconductor element is decreased, bridging tends to occur when, for example, the gate is thin.

Normally, when manufacturing a semiconductor device having a salicide structure, heat treatment is performed once in a temperature range in which bridging does not occur to apply silicide to the conductive portions. After the non-reactive metals are removed, an additional heat treatment is performed. That is, a silicide film having high resistance is temporarily formed on the conductive portions in a temperature range in which bridging does not occur. The removal of the non-reactive metals eliminates conductive substances from the insulative film. The additional heat treatment reforms the high resistance silicide film to a low

resistance silicide film.

As the size of the semiconductor devices becomes smaller, the sheet resistivity of the element electrodes increases as the conductive portions to which silicide is applied becomes smaller. This phenomenon is referred to as the fine line effect. When the size of the semiconductor device is so small that the fine line effect occurs, it is difficult to form the silicide film with the desired resistance characteristic even when performing the heat treatment twice during the formation of the silicide. Accordingly, due to the decrease in the size of the semiconductor devices, a need for various improvements has arisen to form the silicide structure appropriately.

#### SUMMARY OF THE INVENTION

It is an object of the present invention to provide a method for manufacturing a miniaturized semiconductor device having conductive portions provided with a silicide structure.

To achieve the above object, the present invention provides a method for forming a silicide conductive structure on a semiconductor device. The method includes depositing metal on the surface of a patterned semiconductor film, heat treating the semiconductor film on which the metal is deposited, removing residual metal that did not react during the heat treating step, and repeating the depositing step, the heat treating step, and the removing step once or a number of times.

A further perspective of the present invention is a

method for manufacturing a semiconductor device. The method includes forming a conductive portion on the substrate. The conductive portion has a gate electrode. The method further includes forming a spacer on a side wall of the gate electrode, depositing metal on the surface of the substrate including the conductive portion, applying silicide on the conductive portion in a self-aligned manner by heat treating the substrate on which the metal is deposited, removing residual metal that did not react during the heat treatment, and repeating the depositing step, the silicide applying step, and the removing step once or a number of times.

5  
10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995

Other aspects and advantages of the present invention will become apparent from the following description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention, together with objects and advantages thereof, may best be understood by reference to the following description of the presently preferred embodiments together with the accompanying drawings in which:

Figs. 1A to 1E are schematic cross-sectional views showing the procedure for manufacturing semiconductor devices according to the present invention;

Fig. 2 is a graph showing the relationship between the width and sheet resistivity of the silicide film formed on an N-type semiconductor; and

Fig. 3 is a graph showing the relationship between the width and sheet resistivity of the silicide film formed on a P-type semiconductor.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the drawings, like numerals are used for like elements throughout.

5

Figs. 1A to 1E are cross-sectional views showing the procedure for manufacturing a semiconductor device according to the present invention. In the preferred embodiment, the present invention is embodied in a method for manufacturing a metal oxide semiconductor (MOS) transistor.

Referring to Fig. 1A, insulative portions 2, 3, 5 and conductive portions 4, 7, 8 are formed on a silicon substrate 1 in accordance with a MOS transistor manufacturing method, which is known in the art.

For example, an oxide partitioning film 2, which is formed from silicon oxide ( $\text{SiO}_2$ ), separates the substrate 1 into element sections. A gate oxide film 3 and a polysilicon film, each having width  $d$  (in this example,  $0.25\mu\text{m}$ ), are superimposed in each element section. The gate oxide film 3 is formed from  $\text{SiO}_2$  and the polysilicon film defines a gate electrode 4. Further, a spacer 5, which is made of  $\text{SiO}_2$ , is formed on the side wall of the gate oxide film 3 and the polysilicon film. N-type impurities are applied to the surface of the substrate 1 to form the gate electrode 4, a source section 7, and a drain section 8, which are conductive portions.

Referring to Fig. 1B, after the formation of the insulative and conductive portions, a titanium thin film 9 having a thickness of  $300\text{\AA}$  ( $10^{-8}\text{cm}$ ) is superimposed on the insulative and conductive portions through sputtering. Then,

a rapid thermal annealing (RTA) apparatus is used to perform heat treatment in a nitrogen ( $N_2$ ) atmosphere for ten seconds at  $700^\circ\text{C}$ . Afterward, a solution of ammonia and hydrogen peroxide is used to remove titanium that did not react with the conductive portions 4, 7, 8. Referring to Fig. 1C, in this manner, high resistance titanium silicide films  $4s'$ ,  $7s'$ ,  $8s'$ , which are made of C49 phases, are respectively applied to the surfaces of the gate electrode 4, the source section 7, and the drain section 8.

10

Referring to Fig. 1D, a titanium thin film  $9'$  having a thickness of  $300\text{\AA}$  ( $10^{-8}\text{cm}$ ) is superimposed again on the titanium silicide films  $4s'$ ,  $7s'$ ,  $8s'$ . A heat treatment is then performed again in an  $N_2$  atmosphere for ten seconds at  $700^\circ\text{C}$  by the RTA apparatus. Subsequently, the solution of ammonia and hydrogen peroxide is used to remove the titanium that did not react with the titanium. In this state, high resistance titanium silicide films that are made of the C49 phase and are sufficiently thick are respectively formed on the surfaces of the gate electrode 4, the source section 7, and the drain section 8. Afterward, an additional heat treatment is performed in a nitrogen ( $N_2$ ) atmosphere for 30 seconds at  $850^\circ\text{C}$  by the RTA apparatus. Referring to Fig. 1E, this forms low resistance titanium silicide films  $4s$ ,  $7s$ ,  $8s$ , which are made of a C54 phase, on the surfaces of the gate electrodes 4, the source section 7, and the drain section 8.

In the following step, the MOS transistor is manufactured through a manufacturing method that is known in the art.

The features of the titanium silicide films  $4s$ ,  $7s$ ,  $8s$

that are obtained through the manufacturing method of the preferred embodiment will now be discussed. Fig. 2 shows the relationship between the gate width and the sheet resistivity of the silicide film formed on the gate electrode. Further, the results obtained through an experiment conducted by the inventor are shown in Fig. 2. The broken line of Fig. 2 represents the results obtained when the three steps described below are performed once. The bold line of Fig. 2 represents the results obtained when the three steps were performed twice. The fine line of Fig. 2 represents the results obtained when the three steps were performed three times. The three steps are:

- (1) superimposing a titanium thin film;
- (2) performing heat treatment in an  $N_2$  atmosphere for ten seconds at  $700^\circ C$ ; and
- (3) removing residual non-reactive titanium subsequent to the heat treatment. The width  $d$  (Fig. 1A) of the film refers to the length of the short side of the gate, which normally forms a rectangular plane.

As shown in Fig. 2, an increase in the sheet resistivity of the silicide film resulting from a decrease in the gate width is less when the three steps are performed twice in comparison to when the three steps are performed once. If the three steps are performed three times, the increase in the sheet resistivity of the silicide film is further suppressed. The C54 phase, low resistance, titanium silicide film is formed by repeating the three steps twice. Thus, if the gate width  $d$  is about  $0.25\mu m$ , the appropriate number of times for repeating the three steps is two. In addition, if the semiconductor device is further miniaturized, it is preferred that the three steps be performed three times or more.

The method for manufacturing the semiconductor device according to the present invention will now be discussed.

5 (1) The three steps including the superimposition of the titanium thin film, the heat treatment for ten seconds at 700°C, and the removal of the non-reactive titanium are repeated twice. This prevents bridging and ensures the formation of silicide.

10

(2) After removing the non-reactive titanium for the second time, the additional heat treatment is performed. This forms the C54, low resistance, titanium silicide film.

15

(3) Heat treatment is performed in an N<sub>2</sub> atmosphere. This optimally suppresses differences in the thickness of the titanium film formed through the reaction between titanium and silicon. As a result, silicide is formed in a further optimal manner.

20

It should be apparent to those skilled in the art that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Particularly, it should be understood that the present invention may be embodied in the following forms.

25

The heat treatment may be performed in an argon atmosphere or an ammonia atmosphere. Alternatively, a reaction between titanium and silicon may be produced by supplying heat energy to the substrate 1 instead of putting the substrate 1 in an N<sub>2</sub>, argon, or ammonia atmosphere.

30

The conditions for forming the titanium thin film and



performing heat treatment may be changed as required. For example, when manufacturing a semiconductor device that includes an element having a gate electrode, the thickness of which is about 1,000Å ( $10^{-8}$ cm) to 2,500Å ( $10^{-8}$ cm), it is preferred that a titanium thin film of 200Å ( $10^{-8}$ cm) to 400Å ( $10^{-8}$ cm) be deposited each time and that the heat treatment be performed for ten seconds at about 600°C to 720°C. Further, the heat treating time may be changed as required. In this case, the temperature used for the heat treatment should be controlled by, for example, providing the titanium thin film and its surroundings with a constant amount of heat energy.

The condition of the additional heat treatment may be changed as required. For example, when manufacturing a semiconductor device that includes a gate electrode thickness of 1,000Å ( $10^{-8}$ cm) to 2,500Å ( $10^{-8}$ cm), it is preferred that heat treatment be performed for 10 to 60 seconds at a temperature of 800°C to 900°C.

The heat treatment does not necessarily have to be performed by the RTA apparatus. For example, a heater or a laser may be used to perform the heat treatment. It is only required that heat energy be provided to the titanium thin film and its surroundings.

The present invention may be applied when forming silicide on the surface of a P-type semiconductor. When silicide is applied to the surface of the P-type semiconductor surface, the relationship between the width and sheet resistivity of the silicide film on a gate electrode surface is shown in Fig. 3. Although the fine line effect does not easily occur when applying silicide to the

surface of a P-type semiconductor surface, an increase in the sheet resistivity resulting from a decrease in the gate width is suppressed. In this case, the superimposition of the titanium film, the heat treatment in an N<sub>2</sub> atmosphere for  
5 ten seconds at 700°C, and the removal of the non-reactive titanium are repeated for a certain number of times.

The additional heat treatment subsequent to the removal of the non-reactive titanium need not be performed.

10

To form silicide, metals commonly used to form silicide, such as cobalt (Co) and nickel (Ni), may be used. Further, to form silicide, metals such as molybdenum (Mo), tungsten (W), tantalum (Ta), hafnium (Hf), zirconium (Zr),  
15 niobium (Nb), vanadium (V), rhenium (Re), chromium (Cr), platinum (Pt), iridium (Ir), osmium (Os), and rhodium (Rh) may be used.

The present invention may be applied to a method for manufacturing a semiconductor device that forms silicide by having metal react with semiconductor through heat  
20 treatment.

The present examples and embodiments are to be  
25 considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalence of the appended claims.